

Documents from Dr. Robert Sudings Personal Notebook


9:00	
9:30	
10:00	LED = 1.4 A
10:30	TV = 1 A
11:00	OUT = .5 A
11:30	1.5K man = 1 A
12:00	Addr = .5 A
1:00	In = .35
1:30	CPU = .35
2:00	
2:30	+5V @ 5.1 A
3:00	
3:30	-9V @ .96 A
4:00	
4:30	
5:00	
5:30	

This small note is a sampling of the power requirements of Dr. Sudings Mark-8 Minicomputer, 1974.


The following pages show a few Mark-8 mods, and lead into the design of the Digital Group systems. There are pages detailing preliminary design of the "Suding buss", motherboard layout, some card circuitry, and the operating software. All of these documents are in the handwriting of Dr. Suding.

Mark 8 CPU board modifications


for 4K Dynamic RAM support
under cycle steal.



Special Mods.



CW Oscillator Mod (on CPU board)



Char Gen on Memory Board 2 - 2K-2.5K output

110

Dual (-22 pin)

$\frac{1}{2} = 2 \text{ top} + 5 = 1 \text{ top \& bottom}$

Data to CPU (Sub-Mat) 10-3 top

Data from CPU (Lat-Mat) 10-3 bottom

Strobe: Input = 11 top

Addresses: $\overline{CSB} = 12 \text{ bottom}$ Output = 20 bottom

1 = 13 "	4 = 16 bottom	8 = 12 top	12 = 16 top
2 = 14 "	5 = 17 bottom	9 = 13 "	13 = 17 "
3 = 15 "	6 = 18 "	10 = 14 "	14 = 18 "
	7 = 19 "	11 = 15 "	MSB = 19 "

Dual (36 pin)

Port(0) Out (Lat-Mat) In (Lat-Mat)

Port(1) 1-8 bottom 1-8 top

Port(2) 10-17 bottom 10-17 top

Port(3) 19-26 bottom 19-26 top

Port(4) 28-35 bottom 28-35 top

AUX mem (47 pin)

$-5 = 5 \frac{1}{2} = 3$
 $= -12 = 7 + 5 = 6$
 $+ 12 = 8$

Memory Address (Lower Page bits)

MSB = 9

1 = 10	4 = 13
2 = 11	5 = 14
3 = 12	6 = 15
	7 = 16

[also temp mem board]
Read Strobe = 4
Write Strobe = 2
Cycle Steal = 1
RW - 26 $\frac{1}{2}$

(Pages)

8 = 38	12 = 42
9 = 39	13 = 43
10 = 40	14 = 44
11 = 41	MSB = 45

Data from Cpu

LSB = 25

1 = 24	4 = 21
2 = 23	5 = 20
3 = 22	6 = 19
	MSB = 18

Data to CPU

LSB = 35

1 = 34	4 = 31
2 = 33	5 = 30
3 = 32	6 = 29
	MSB = 28

CPU (Dual 50 pin)

$\frac{1}{2} = 3 \text{ top \& bottom}$
 $-5 = 4 \text{ bottom}$
 $-12 = 7 \text{ top \& bot.}$
 $+ 5 = 6 \text{ top \& bot}$
 $+ 12 = 8 \text{ top \& bot}$

Interrupt SW = 4 top

Cycle Steal time = 9 bottom

DMA request = 17 top

DMA granted = 17 bottom

mem Read Strobe = 1/2 top

I/O Read Strobe = 1/2 top

Run SW = 26 top bottom

Stop SW = 26 bottom

mem Write Strobe = 5 top

I/O Write Strobe = 5 bottom

Running SW = 27 top

Reset SW = 27 bottom

Memory Addresses - as AUX mem; top & bottom

Data from mem : 35-28 top

Data from I/O : 35-28 bottom

Data to Mem: 25-18 top

I/O Data to mem: 25-18 top

Cassette to Cpu = 46 top I/O Port 1, Bit 0, Input = 47 top

Cpu to Cassette 46 bottom I/O Port 1, Bit 0, Output = 47 bottom

Cpu Wait = 36 top

Spare = 36 bottom

48, 49, 50, 37, top & bottom

unassigned

Front Panel 7 Segment Readout

$\frac{1}{2} = 1 \& 2, \text{bottom} \quad + 5 = 2 \& 21, \text{top} \quad \text{Strokes/Segments} = 3 \& 12, \text{top} \& \text{bottom}$
(no connection)

High Address LSB = 11 top 4 = 7 top Low Address LSB = 20 top 4 = 16 top
 1 = 10 " 5 = 6 " 1 = 19 " 5 = 15 "
 2 = 9 " 6 = 5 " 2 = 18 " 6 = 14 "
 3 = 8 top MSB = 4 top 3 = 17 " MSB = 13 "

Panel Keyboard LSB = 11 bottom 4 = 7 bottom Mem Data LSB = 21 bottom 4 = 17 bottom
 1 = 10 " 5 = 6 " 1 = 20 " 4 = 16 "
 2 = 9 " 6 = 5 " 2 = 19 " 6 = 15 "
 3 = 8 " MSB = 4 " 3 = 18 " MSB = 14 "

Entry Digit LED: MSB = 1 top 1 = 3 bottom LSB = 13 bottom

Front Panel Keyboard

$\frac{1}{2} = 3 \text{ top } \& \text{ bottom} + 5 = 6 \text{ top } \& \text{ bottom}$
 $\frac{1}{2}$ Speaker Out = 1 top
 DMA Request = 8 bottom
 DMA Grant = 10 bottom
 Read Strobe = 12 bottom
 Write Strobe = 14 bottom

Panel Keyboard to Circuit: Clear = 27 top 6 = 34 "
 Common = 26 top 7 = 35 "
 0 = 28 " 8 = 36 "
 1 = 29 " 9 = 37 "
 2 = 30 " A = 38 "
 3 = 31 " B = 39 "
 4 = 32 " C = 40 "
 5 = 33 " D = 41 top Entry Digit
 E = 42 MSB = 50 bottom
 F = 43 1 = 49 "
 High = 44 LSB = 48 "
 Low = 45
 Deposit = 46
 Examine = 47

Circuit to Memory/KPU:

Address:	Low	LSB = 16	bottom	High	LSB = 24	bottom
	1	= 17	"	1	= 25	"
	2	= 18	"	2	= 26	"
	3	= 19	"	3	= 27	"
	4	= 20	"	4	= 28	"
	5	= 21	"	5	= 29	"
	6	= 22	"	6	= 30	"
	MSB = 23	"		MSB = 31	"	

Mem. Data for mem:	LSB = 32	bottom	Panel Data	LSB = 40	bottom
1	= 33	"	1	= 41	"
2	= 34	"	2	= 42	"
3	= 35	"	3	= 43	"
4	= 36	"	4	= 44	"
5	= 37	"	5	= 45	"
6	= 38	"	6	= 46	"
MSB = 39	"		MSB = 47	"	

Make Voltage Lines Wide

I/O Buss

→ Dual 22 pin Connector

Top of Card

Bottom (pin side)

1.	+5		1.	Spare Voltage
2.	$\frac{1}{2}$		2.	-5
3.	MSB	} Data to CPU	3.	MSB
4.			4.	
5.			5.	
6.			6.	
7.			7.	
8.			8.	
9.			9.	
10.	LSB			10.
11.	Input Strobe		11.	Spare
12.	MSB-7	} Port address Lines	12.	LSB
13.	MSB-6		13.	LSB+1
14.	MSB-5		14.	LSB+2
15.	MSB-4		15.	LSB+3
16.	MSB-3		16.	LSB+4
17.	MSB-2		17.	LSB+5
18.	MSB-1		18.	LSB+6
19.	MSB		19.	LSB+7
20.	Spare		20.	Spare Output Strobe
21.	Spare		21.	Spare
22.	+12		22.	-12

Make Voltage lines wide

Memory Bus

Dual 36 pin Connector

Top of Card

Bottom (pin side)

- 1. +5
- 2. \perp
- 3. MSB
- 4. Data to CPU
- 5. Data to CPU
- 6. Data to CPU
- 7. Data to CPU
- 8. Data to CPU
- 9. Data to CPU
- 10. LSB
- 11. Read Data
- 12. MSB-7
- 13. Memory Address Lines
- 14. Memory Address Lines
- 15. Memory Address Lines
- 16. Memory Address Lines
- 17. Memory Address Lines
- 18. Memory Address Lines
- 19. MSB
- 20. Spare
- 21. Cycle Steal
- 22. DMA Request
- 23. Interrupt Request
- 24. Run
- 25. CPU Status
- 26. CPU Status
- 27. Wait Request
- 28. Halt Request
- 29. Spare Lines
- 35. Spare Lines

- 1. Spare Voltage (most likely +15)
- 2. -5
- 3. MSB
- 4. Data from CPU
- 5. Data from CPU
- 6. Data from CPU
- 7. Data from CPU
- 8. Data from CPU
- 9. Data from CPU
- 10. LSB
- 11. Spare
- 12. LSB
- 13. Memory Address Lines
- 14. Memory Address Lines
- 15. Memory Address Lines
- 16. Memory Address Lines
- 17. Memory Address Lines
- 18. Memory Address Lines
- 19. LSB+7
- 20. Write Data
- 21. Spare
- 22. DMA Grant
- 23. Spare
- 24. Stop
- 25. CPU Status
- 26. CPU Status
- 27. Wait Ack
- 28. Halt Ack
- 29. Spare Lines
- 35. Spare Lines

36 +12

36 -12

Make Voltage Lines wide

CPU Card

→ Dual 50 pin Connector

Top of Card - front

Bottom (pin side) - rear/I/O

- 1. +5
- 2. $\frac{1}{2}$
- 3. Spare Voltage
- 4. -5

- 1. +5
- 2. $\frac{1}{2}$
- 3. Spare Voltage
- 4. -5

- 5. MSB
 - 6.
 - 7.
 - 8.
 - 9.
 - 10.
 - 11.
 - 12. LSB
- Data from memory

- 5. MSB
 - 6.
 - 7.
 - 8.
 - 9.
 - 10.
 - 11.
 - 12. LSB
- Data from I/O

- 13. MSB
 - 14.
 - 15.
 - 16.
 - 17.
 - 18.
 - 19.
 - 20. LSB
- Data to memory

- 13. MSB
 - 14.
 - 15.
 - 16.
 - 17.
 - 18.
 - 19.
 - 20. LSB
- Data to I/O

21. ~~Mem~~ Read Strobe

21. I/O Read Strobe


- 22. LSB
 - 23. |
 - 24. |
 - 25. |
- memory Address Lines

- 22. LSB
 - 23. |
 - 24. |
 - 25. |
- Port Address Lines

CPA cont.

<u>Top of Card - front</u>	<u>Bottom (pin side) - rear / I/O</u>
26. ' .	26. ' .
27. ' .	27. ' .
28. ' .	28. ' .
29. ' .	29. ' .
30. ' .	30. ' .
31. ' .	31. ' .
32. ' .	32. ' .
33. ' .	33. ' .
34. ' .	34. ' .
35. ' .	35. ' .
36. ' .	36. ' .
37. MSB	37. MSB
38. <u>Memory Write Strobe</u>	38. I/O Write Strobe
39. <u>Cycle Steal</u>	39. Spare
40. DMA Request	40. Data to Cassette Interface
41. DMA Grant	41. I/O Port 1 out Bit 0
42. Interrupt Request	42. Data from Cassette Interface
43. Run	43. I/O Port 1 Input Bit 0
44. Stop	44. Spare
45. Wait	45. Spare
46. Wait Acknowledge	46. Spare
47. Halt	47. Spare
48. Halt Acknowledge	48. Spare
49. +12	49. +12
50. -12	50. -12

} To be ~~used~~ used for both I/O & memory spare buss lines



Masterboard layout

Major Ops

- 1 * Normal Entry & view
- 2 * Set Cursor on/off ✓
- 3 * Space Fwd w/o write ✓
- 4 * Backspace w/o write ✓
- 5 * Home w/o write
- 6 * Read Data
- 7 * Read Horz Char address
- 8 * Read Line address
- 9 * Preset Horz address
- 10 * Preset Line address + Horz address
- 11 * A/B page select
- 12 * Home Erase on page

Constraint

- * Single I/O Port - 8 bits
- * 5 1/2 Char - 32 x 16 format.

Impact of Major Ops on 512 Design

1. Disconnect the 7430 all bits home.
2. Flipflop (2/4 7400), Counter or osc (7493 or 7413), Gate (7430) Comparators (3- 7485's)
3. Gate (1/4 7408) Up counter as 512 Design
4. Gate (1/4 7408) Down counter (left pin 4 & connect)
5. Reset 74193's (pin 14's)
6. MPXR's connected to 2102 outputs (4- 74153's)
MPXR outputs to CPU input port.
7. MPXR's connected to lower 5 bits of Write Clock Output
8. MPXR's connected to upper 4 bits of Write Clock Output
9. Selectors connected to lower 4 bits to Write Clock Reset
upper 5 bits to Write Clock Preset.
- 10.

— Major problem area - not enough output data bits & selector bits. —

11. Flipflop (2/4 7400) driving 2102's.
12. Erase (bit 6 high; others low) through double loop (Flipflop - 2/4 7400 - pulse set - drives osc, driving the write clock, finally reset by pulse from "down the chain FF.") - Finally, #5 is invoked if necessary, but may stop @ right spot.

Solution: 3 bits of address @ a time into latches
(4 2/4 - 7400's for latches)
(2 1/4 - 7432's for steering) - Delayed Strobing (74123)

* also - upper 2 bits of #7 & #8 could be connected to A/B select & Cursor on/off for remote readout


* Use 74154 as decoder; connect to 5 MSB of CPU output port.

Problems:



Norm: * \overline{GS} sets Int Latch,
 * Int_o comes back too fast &
 disables \overline{EI} ,

With shorted \overline{EI} :

* \overline{GS} up after \overline{Intack} arises,







4
3
2
1
13
12
11
10







requirements:

- 1- 7402
- 2- 7474 (4013?)
- 1- 7410
- 1- 7493
- 1- 7400 Buffer for ϕ_1 & ϕ_2

CMOS drive?
 (Could use 4009^{cmos} buffer instead of 7400)
 or 4010 [cmos]



clutch



Cassette Interface Speed Test

	000	076	Load A with 000
	1	000	
(3)	2	006	Load B with XXX
	3	XXX	
(2)	4	016	Load C with 010
	5	010	
(1)	6	015	Decrement C
	7	302	Jump not zero (1)
	010	006	
	1	000	
	2	005	Decrement B
	3	302	Jump not zero (2)
	4	004	
	5	000	
	6	323	Out 1
	7	001	
	020	356	XOR A with 377
	1	377	(Invert A)
	2	303	Jump Uncondy (3)
	3	002	
	4	000	

<u>Cassette</u>	<u>XXX</u>			
000	007	=	2000 bits/sec	Look
010	010	=	1666 bits/sec	OK, Heavy rolloff
020	011	=	1538 bits/sec	OK, Considerable rolloff
030	012	=	1315 bits/sec	OK, Some Volume sens.
040	014	=	1176 bits/sec	OK, Rather full filtering
050	016	=	1000 bits/sec	OK, full sine wave
060	034	=	500 bits/sec	

3 pole low pass = .005, .01, .015

ASK II

006 012 076 215 315 030 006

006 000

~~303 014 006~~

0 05 302 004 006 311 000 000

000 000 000 000 000 000 000 000

000 000 000 365 305 345 366

006 030

200 376 212 312 113 006 376

215 302 067 006 315 117 006

076 215 315 117 006 076 012

315 117 006 303 113 006 376

241 322 101 006 076 246 303

006 077

110 006 376 340 332 110 006

346 337 315 117 006 341 301

361 311 346 117 046 011 247

0 27 365 346 001 323 002 361

315 156 006 037 045 302 125

006 076 001 323 002 315 156

006 315 156 006 311 016 034

006 067 005 302 162 006 015

302 140 006 311 000 000 000

006 176

000

Baudot

Motor On

Character

Motor Off?

006000

~~006 012 076 215~~
303 014 006 303 030 006

303

006014

000 005 303 014 006 006 005
076 215 315 030 006 005 302

006030

020 006 311 | → 365 305 325 345

366 200 376 212 312 173 006

376 215 302 073 006 026 003

076 010 315 210 006 025 302

052 006 076 002 315 210 006

303 173 006 376 241 322 105

006 076 340 303 170 006 376

340 332 114 006 326 040 376

006115

300 332 137 006 365 072 263

006 376 037 312 140 006 076 ~~076~~

037 303 152 006 365 072 263

006 376 033 312 140 006 076

6151

033 062 263 006 315 210 006

361 376 300 322 170 006 306

100 315 200 006 341 321 301

361 311 041 264 006 326 300

6205